zhou yang和Claude Opus 5
2bfe308b30
原理图/PCB 已在 EasyEDA 里做到 12 页跨页 0 漏接，固件刚完成骨架包 A1。 这次是把已有的一切一次性纳入版本控制，没有改动任何设计内容。 纳入： - 设计与需求文档、PROGRESS.md、小米8 参考原理图 PDF 与追脚脚本 - .claude/ 下的 EasyEDA 桥接工具链与几何/网表缓存（eda-parts.json、 pcb-parts.json、pcb-pads.json、p2-ch1.json 等，是重画各页的唯一事实来源） - 117 张验证截图（本项目所有方向问题都是靠人眼看截图发现的，属于证据不是垃圾） - firmware/ 的 A1 骨架与 site/ 文档站源码 .gitignore 排除：构建产物（firmware/build、host/build、sdkconfig）、 site/node_modules、__pycache__、桥接日志 _bridge.log、脚本自标的 *.stale。 .gitattributes 默认 `* -text`：现有 .py/.json 大多是 CRLF，原样存， 不让 git 重写行尾。唯一例外是 *.sh 强制 LF —— 带 \r 的 shell 脚本 bash 跑不了。 Co-Authored-By: Claude Opus 5 <[email protected]> Claude-Session: https://claude.ai/code/session_01QYuExfgyYa6DzRRcUso8M8
630 行
5.4 KiB
JSON
630 行
5.4 KiB
JSON
{
|
|
"U21": {
|
|
"1": [
|
|
210,
|
|
765,
|
|
"Q1"
|
|
],
|
|
"2": [
|
|
210,
|
|
755,
|
|
"Q2"
|
|
],
|
|
"3": [
|
|
210,
|
|
745,
|
|
"Q3"
|
|
],
|
|
"4": [
|
|
210,
|
|
735,
|
|
"Q4"
|
|
],
|
|
"5": [
|
|
210,
|
|
725,
|
|
"Q5"
|
|
],
|
|
"6": [
|
|
210,
|
|
715,
|
|
"Q6"
|
|
],
|
|
"7": [
|
|
210,
|
|
705,
|
|
"Q7"
|
|
],
|
|
"8": [
|
|
210,
|
|
695,
|
|
"GND"
|
|
],
|
|
"9": [
|
|
290,
|
|
695,
|
|
"Q7S"
|
|
],
|
|
"10": [
|
|
290,
|
|
705,
|
|
"MR#"
|
|
],
|
|
"11": [
|
|
290,
|
|
715,
|
|
"SHCP"
|
|
],
|
|
"12": [
|
|
290,
|
|
725,
|
|
"STCP"
|
|
],
|
|
"13": [
|
|
290,
|
|
735,
|
|
"OE#"
|
|
],
|
|
"14": [
|
|
290,
|
|
745,
|
|
"DS"
|
|
],
|
|
"15": [
|
|
290,
|
|
755,
|
|
"Q0"
|
|
],
|
|
"16": [
|
|
290,
|
|
765,
|
|
"VCC"
|
|
]
|
|
},
|
|
"U22": {
|
|
"1": [
|
|
210,
|
|
595,
|
|
"Q1"
|
|
],
|
|
"2": [
|
|
210,
|
|
585,
|
|
"Q2"
|
|
],
|
|
"3": [
|
|
210,
|
|
575,
|
|
"Q3"
|
|
],
|
|
"4": [
|
|
210,
|
|
565,
|
|
"Q4"
|
|
],
|
|
"5": [
|
|
210,
|
|
555,
|
|
"Q5"
|
|
],
|
|
"6": [
|
|
210,
|
|
545,
|
|
"Q6"
|
|
],
|
|
"7": [
|
|
210,
|
|
535,
|
|
"Q7"
|
|
],
|
|
"8": [
|
|
210,
|
|
525,
|
|
"GND"
|
|
],
|
|
"9": [
|
|
290,
|
|
525,
|
|
"Q7S"
|
|
],
|
|
"10": [
|
|
290,
|
|
535,
|
|
"MR#"
|
|
],
|
|
"11": [
|
|
290,
|
|
545,
|
|
"SHCP"
|
|
],
|
|
"12": [
|
|
290,
|
|
555,
|
|
"STCP"
|
|
],
|
|
"13": [
|
|
290,
|
|
565,
|
|
"OE#"
|
|
],
|
|
"14": [
|
|
290,
|
|
575,
|
|
"DS"
|
|
],
|
|
"15": [
|
|
290,
|
|
585,
|
|
"Q0"
|
|
],
|
|
"16": [
|
|
290,
|
|
595,
|
|
"VCC"
|
|
]
|
|
},
|
|
"U23": {
|
|
"1": [
|
|
710,
|
|
755,
|
|
"INT#"
|
|
],
|
|
"2": [
|
|
710,
|
|
745,
|
|
"A1"
|
|
],
|
|
"3": [
|
|
710,
|
|
735,
|
|
"A2"
|
|
],
|
|
"4": [
|
|
710,
|
|
725,
|
|
"IO0_0"
|
|
],
|
|
"5": [
|
|
710,
|
|
715,
|
|
"IO0_1"
|
|
],
|
|
"6": [
|
|
710,
|
|
705,
|
|
"IO0_2"
|
|
],
|
|
"7": [
|
|
710,
|
|
695,
|
|
"IO0_3"
|
|
],
|
|
"8": [
|
|
710,
|
|
685,
|
|
"IO0_4"
|
|
],
|
|
"9": [
|
|
710,
|
|
675,
|
|
"IO0_5"
|
|
],
|
|
"10": [
|
|
710,
|
|
665,
|
|
"IO0_6"
|
|
],
|
|
"11": [
|
|
710,
|
|
655,
|
|
"IO0_7"
|
|
],
|
|
"12": [
|
|
710,
|
|
645,
|
|
"VSS"
|
|
],
|
|
"13": [
|
|
810,
|
|
645,
|
|
"IO1_0"
|
|
],
|
|
"14": [
|
|
810,
|
|
655,
|
|
"IO1_1"
|
|
],
|
|
"15": [
|
|
810,
|
|
665,
|
|
"IO1_2"
|
|
],
|
|
"16": [
|
|
810,
|
|
675,
|
|
"IO1_3"
|
|
],
|
|
"17": [
|
|
810,
|
|
685,
|
|
"IO1_4"
|
|
],
|
|
"18": [
|
|
810,
|
|
695,
|
|
"IO1_5"
|
|
],
|
|
"19": [
|
|
810,
|
|
705,
|
|
"IO1_6"
|
|
],
|
|
"20": [
|
|
810,
|
|
715,
|
|
"IO1_7"
|
|
],
|
|
"21": [
|
|
810,
|
|
725,
|
|
"A0"
|
|
],
|
|
"22": [
|
|
810,
|
|
735,
|
|
"SCL"
|
|
],
|
|
"23": [
|
|
810,
|
|
745,
|
|
"SDA"
|
|
],
|
|
"24": [
|
|
810,
|
|
755,
|
|
"VDD"
|
|
]
|
|
},
|
|
"U6": {
|
|
"1": [
|
|
170,
|
|
320,
|
|
"FB3"
|
|
],
|
|
"2": [
|
|
170,
|
|
310,
|
|
"OUT3"
|
|
],
|
|
"3": [
|
|
170,
|
|
300,
|
|
"OUT2"
|
|
],
|
|
"4": [
|
|
170,
|
|
290,
|
|
"FB2"
|
|
],
|
|
"5": [
|
|
170,
|
|
280,
|
|
"GPIO/SDO"
|
|
],
|
|
"6": [
|
|
170,
|
|
270,
|
|
"SCL/SYNC#"
|
|
],
|
|
"7": [
|
|
170,
|
|
260,
|
|
"A0/SDI"
|
|
],
|
|
"8": [
|
|
170,
|
|
250,
|
|
"SDA/SCLK"
|
|
],
|
|
"9": [
|
|
290,
|
|
250,
|
|
"FB1"
|
|
],
|
|
"10": [
|
|
290,
|
|
260,
|
|
"OUT1"
|
|
],
|
|
"11": [
|
|
290,
|
|
270,
|
|
"OUT0"
|
|
],
|
|
"12": [
|
|
290,
|
|
280,
|
|
"FB0"
|
|
],
|
|
"13": [
|
|
290,
|
|
290,
|
|
"CAP"
|
|
],
|
|
"14": [
|
|
290,
|
|
300,
|
|
"AGND"
|
|
],
|
|
"15": [
|
|
290,
|
|
310,
|
|
"VDD"
|
|
],
|
|
"16": [
|
|
290,
|
|
320,
|
|
"VREF"
|
|
],
|
|
"17": [
|
|
290,
|
|
330,
|
|
"EP"
|
|
]
|
|
},
|
|
"U7": {
|
|
"1": [
|
|
700,
|
|
320,
|
|
"FB3"
|
|
],
|
|
"2": [
|
|
700,
|
|
310,
|
|
"OUT3"
|
|
],
|
|
"3": [
|
|
700,
|
|
300,
|
|
"OUT2"
|
|
],
|
|
"4": [
|
|
700,
|
|
290,
|
|
"FB2"
|
|
],
|
|
"5": [
|
|
700,
|
|
280,
|
|
"GPIO/SDO"
|
|
],
|
|
"6": [
|
|
700,
|
|
270,
|
|
"SCL/SYNC#"
|
|
],
|
|
"7": [
|
|
700,
|
|
260,
|
|
"A0/SDI"
|
|
],
|
|
"8": [
|
|
700,
|
|
250,
|
|
"SDA/SCLK"
|
|
],
|
|
"9": [
|
|
820,
|
|
250,
|
|
"FB1"
|
|
],
|
|
"10": [
|
|
820,
|
|
260,
|
|
"OUT1"
|
|
],
|
|
"11": [
|
|
820,
|
|
270,
|
|
"OUT0"
|
|
],
|
|
"12": [
|
|
820,
|
|
280,
|
|
"FB0"
|
|
],
|
|
"13": [
|
|
820,
|
|
290,
|
|
"CAP"
|
|
],
|
|
"14": [
|
|
820,
|
|
300,
|
|
"AGND"
|
|
],
|
|
"15": [
|
|
820,
|
|
310,
|
|
"VDD"
|
|
],
|
|
"16": [
|
|
820,
|
|
320,
|
|
"VREF"
|
|
],
|
|
"17": [
|
|
820,
|
|
330,
|
|
"EP"
|
|
]
|
|
},
|
|
"C604": {
|
|
"1": [
|
|
500,
|
|
770,
|
|
"1"
|
|
],
|
|
"2": [
|
|
500,
|
|
730,
|
|
"2"
|
|
]
|
|
},
|
|
"C605": {
|
|
"1": [
|
|
500,
|
|
600,
|
|
"1"
|
|
],
|
|
"2": [
|
|
500,
|
|
560,
|
|
"2"
|
|
]
|
|
},
|
|
"C606": {
|
|
"1": [
|
|
860,
|
|
775,
|
|
"1"
|
|
],
|
|
"2": [
|
|
900,
|
|
775,
|
|
"2"
|
|
]
|
|
},
|
|
"C607": {
|
|
"1": [
|
|
435,
|
|
410,
|
|
"1"
|
|
],
|
|
"2": [
|
|
475,
|
|
410,
|
|
"2"
|
|
]
|
|
},
|
|
"C608": {
|
|
"1": [
|
|
450,
|
|
350,
|
|
"1"
|
|
],
|
|
"2": [
|
|
490,
|
|
350,
|
|
"2"
|
|
]
|
|
},
|
|
"C609": {
|
|
"1": [
|
|
390,
|
|
410,
|
|
"1"
|
|
],
|
|
"2": [
|
|
390,
|
|
370,
|
|
"2"
|
|
]
|
|
},
|
|
"C610": {
|
|
"1": [
|
|
965,
|
|
410,
|
|
"1"
|
|
],
|
|
"2": [
|
|
1005,
|
|
410,
|
|
"2"
|
|
]
|
|
},
|
|
"C611": {
|
|
"1": [
|
|
980,
|
|
350,
|
|
"1"
|
|
],
|
|
"2": [
|
|
1020,
|
|
350,
|
|
"2"
|
|
]
|
|
},
|
|
"C612": {
|
|
"1": [
|
|
920,
|
|
410,
|
|
"1"
|
|
],
|
|
"2": [
|
|
920,
|
|
370,
|
|
"2"
|
|
]
|
|
},
|
|
"R609": {
|
|
"1": [
|
|
600,
|
|
560,
|
|
"1"
|
|
],
|
|
"2": [
|
|
600,
|
|
520,
|
|
"2"
|
|
]
|
|
},
|
|
"R614": {
|
|
"1": [
|
|
330,
|
|
415,
|
|
"1"
|
|
],
|
|
"2": [
|
|
330,
|
|
375,
|
|
"2"
|
|
]
|
|
},
|
|
"R615": {
|
|
"1": [
|
|
90,
|
|
280,
|
|
"1"
|
|
],
|
|
"2": [
|
|
130,
|
|
280,
|
|
"2"
|
|
]
|
|
},
|
|
"R616": {
|
|
"1": [
|
|
860,
|
|
415,
|
|
"1"
|
|
],
|
|
"2": [
|
|
860,
|
|
375,
|
|
"2"
|
|
]
|
|
},
|
|
"R617": {
|
|
"1": [
|
|
620,
|
|
280,
|
|
"1"
|
|
],
|
|
"2": [
|
|
660,
|
|
280,
|
|
"2"
|
|
]
|
|
}
|
|
} |